DDR3 Case Study – High Speed Design Services, LLC

John Medina PCB Layout Engineer High Speed Design Services, LLC

Kim Owen Signal Integrity Engineer High Speed Design Services, LLC



Audience and why you may be interested in this presentation

PCB Designers

- CES experience?
 DDR3 routing and rule definition experience?
 LVDS Differential routing experience?
 High Pin count BGA breakout experience?

Electrical Engineers

Do you define your specific design case timing and noise budgets based off simulations?


USERZUSE

Knowledge of High Speed PCB Process?

HSDS Offers:

High Speed PCB Layout Class
 Signal Integrity Class

DDR3 Case Study - Layout and Signal Integrity practices should be combined to deliver high-performance PCB designs



Objectives

- Review best practices used in high speed
 PCB design Layout
- To show how the collaboration of these best practices of layout and SI can lead to successful PCB designs
- Highlights of actual working DDR3/LVDS SERDES design

Results

- HyperLynx simulations and PCB design lessons learned
- Proven High Speed Process benefits are identified and featured

DDR3 Case Study Agenda

- Review of HDI High Speed Stackups and benefits.
- How to breakout high pin count BGA's. Power Planes and examples reviewed.
- IOD techniques and best practices
- CES Constraint rules for DDR3 and LVDS SERDES.
- Routing best practices for DDR3 and LVDS SERDES.
- HyperLynx performance analysis by simulation (Eye Diagrams).

USERZUSE

Class information

DDR3 Design



USERZUSER

2012

"Without saying too much, PDN is a very good example of success story"

"Meticulous electrical design, perfect PCB design according to strict design rules and accurately tuned high speed traces gave us a perfect board.

Talking about DDR-3: as you probably recall, the architecture of PDN includes two banks of DDR3 memories, 64-bits each. My goal was operating the memories at about 400MHz (800Mbps). I have tested the board at maximum supported speeds (FPGA limited) of 533MHz (1067 Mbps): both banks are perfectly working with no issues. In addition, two High-Speed transceiver buses are perfectly running at 5Gbps per channel (overall data rate is 40Gbps), while 56 LVDS SERDES channels are running at 640Mbps.And, for the end, the first spin of the board is fully functional with no any electrical changes, blue wiring etc.

USERZUSE


The first revision is probably going to be the last one. "

Altera EP4SGX180 KF40C2N


neral Via Definitio	ons Via Clearance	es 🛛 Layer Stackup	Burie	d Resistors	: & Rise Time				
Via span definitions:							* 4	ż 🔊	\times
Layer Range	Layer 1-2	Layer 2-3	Layer 3	2-17	Layer 16-17	Layer 17-18	Through	Via	~
Padstack	L: VC10P10D5	L: VC10P10D5	L: VC1	8P18D10	L: VC10P10D5	L: VC10P10D5	L: VC22F	22D12	
Capacitance (F)	0	0	0		0	0	0		
Inductance (H)	0	0	0		0	0	0		
Delay (ns)	0	0	0		0	0	0		
Grid (th)	(Default)	(Default)	(Defau	dt)	(Default)	(Default)	(Default)		
Skip									
Buildup 1-2									
Buildup 2-3									
Laminate 3-4									
Laminate 4-5									
Laminate 5-6									
Laminate 6-7									
Laminate 7-8									
Laminate 8-9	-								

Use mount and opposite side pads for start and end layers of blind and buried vias

Allow stacked vias by using Via Center to Via Center rules when the Same Net Clearances option is selected.



Xilinx U3 XC5VFX130T-1FF1738C | -SAT11255



REVIEW OF HDI HIGH SPEED STACKUPS AND BENEFITS.


HDI Stackup Examples

Buildup 1-2 Image: Sector	Grid (th)	(Default)								
Buildup 2-3 Buildup 2-3 Buildup 3-4 Image 2-3 Image 2-3 <td< td=""><td>Skip</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Skip									
Buildup 3-4 Image of the second sec										
Laminate 4-5 Laminate 5-6 Laminate 5-7 Laminate 5-7 Laminate 5-8 Laminate 1-1 Laminate 1-1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>										
Laminate 5-6										
Laminate 6-7 Laminate 7-8 Laminate 7-7 Lamin										_
Laminate 7-8 Laminate 7-8 Image: 10 - 1 Image: 10 - 1 <td></td>										
Laminate 8-9 Laminate 9-10 Image: 10 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1										
Laminate 9-10										
Laminate 10-1 Laminate 11-1 Laminate 11-1 Laminate 12-1 Laminate 13-1 Laminate 13-1<										
Laminate 11-1	Laminate 9-10									
Laminate 12-1	Laminate 10-1									=
Laminate 13-1	Laminate 11-1									_
Laminate 14-1 Image: Control of	Laminate 12-1									
Buildup 15-16 Buildup 16-17 Buildup 17- Image: Constraint of the co	Laminate 13-1									
Buildup 15-16 Buildup 16-17 Buildup 17- Image: Constraint of the co	Laminate 14-1									
Buildup 17- Oefault) (Default)	Buildup 15-16									
Buildup 17- Oefault) (Default)	Buildup 16-17	-								
Skip Image: Skip <	Buildup 17-									*
Skip Image: Skip <	Grid (th)	(Default)	(Default)	(Default)	(Default)	(Default)	(Default)			
Buildup 1-2 Buildup 2-3 Image: Constraint of the constraint										
Buildup 2-3 Image: Constraint of the second sec										
Laminate 3-4 Image: Sector										
Laminate 4-5 Image: 1 minite 5-6		-								
Laminate 5-6 Image: Constraint of the	<u></u>	-								
Laminate 6-7 Image: Constraint of the		-								
Laminate 7-8 Image: Constraint of the		-								
Laminate 8-9 Image: Second		-								
Laminate 9-10 Image: Constraint of the second s		-								
Laminate 10-1 Image: Constraint of the		-								
Laminate 11-1 Image: Constraint of the constraint of t										-
Laminate 12-1 Image: Constraint of the second s										=
Laminate 13-1 Image: Constraint of the constraint of t										
Laminate 14-1 Image: Second										
Laminate 15-1 Image: Second		_								
Buildup 16-17 Buildup 17- Bu										
Buildup 17-										
										-
					111					

USERZUSER

Your Initials, Presentation Title, Month Year

DDR3 Design HDI Stackup



USERZUSER


2012


HDI Benefits


- The use of a custom microvia and core via structured breakout strategy for BGA's regions will assist in escape routing and increase power and ground planes
- Help eliminate via stubs when routing high speed nets
- Optimize discrete's placement, allowing room for breakouts and consider using microvia in pad for discrete parts with buried via combinations
- Create via grids to allow multi-channel routing in bga areas and over complete design wherever possible
- Create a stackup that allows the use of planes on outer 2 layers to pick up gnd and pwr connections
- With these combinations of routing and placement best practices and optimization techniques we will reduce layer count. PC board's could be routed with less signal layers if these routing and stackup strategies are implemented.

HOW TO BREAKOUT HIGH PIN COUNT BGA'S


Example Breakout and Escape Patterns








HDI Routing Layer 3



Microvia escape routing strategies will greatly enhance layer utilization




IOD TECHNIQUES AND BEST PRACTICES


IO Designer Benefits

- IO Designer can be used early in the PCB process and schematic creation; and during initial placement to unravel nets on high pin count BGA's
- Then again after breakout and escapes are created
- The use of IO Designer is a good way to accurately predict optimal layer count and stackup when considering high pin count BGA's
- IO Designer tool can be used to optimally route traces out of BGA fields.
- "Unraveling" done in banks automatically rather than manually one by one. A huge timesaver
- If the IOD strategy is implemented PCB design processes can be sped up significantly. A clear advantage for high density designs.
- To use IO Designer efficiently you must plan for it at the beginning and the IO Designer process must be followed

Before Unravel



DDR3 Design Unraveled Using IOD




IOD Screen Shot

File Edit View Setup Assign Symbol Import Export Tools Help

💌 🔓 strata4x_06										
Signals	×	Pins						4sgx180k f40c TOP&BC		
PCB Name	HDL Name \bigtriangledown	Number	Name	Signal $ abla$	Туре		J94			
E AVLN1_rxin<3:	DAVLN1_rxin<	₩ AG19	PAD314	ddr3_bank1_mem_addr		▲ 🛔	AnalogVCC CLOCK	DQS DQSDIFF	MGTRX MGTTX	▶ Temperatu ↑ VCC
∃ AVLN1_txout <	· · · · · · · · · · · · · · · · · · ·	₩ AH19	PAD310	ddr3_bank1_mem_addr			CONFIG	GND	▲ NC	
) AVLN2_rxin<	₩ AV19	PAD301	ddr3_bank1_mem_addr		0	DIFF	IO	PLL	VCC0
E AVLN2_txout <3	AVLN2_txout	₩ AP20	PAD306	ddr3_bank1_mem_addr						VREF
E CARD_ID<2:0>	CARD_ID<2:0	₩ AH18	PAD309	ddr3_bank1_mem_addr			DQ		REFRES	\$\$¥U#7 <i>///</i>
E CARD_VER<4:0	CARD_VER<4	10 AW18	PAD322	ddr3_bank1_mem_addr			William .	AUAN AY AEAA U		
CX4_HTH_CH1	CX4_HTH_CH	10 AF19	PAD316	ddr3_bank1_mem_addr	·			1		
CX4_HTH_CH2	CX4_HTH_CH:	₩ AW19	PAD302	ddr3_bank1_mem_addr	IO					
CX4_LTH_CH1	CX4_LTH_CH1	₩ AV20	PAD308	ddr3_bank1_mem_addr	IO				10	1011-02-01
CX4_LTH_CH2	CX4_LTH_CH2	🎦 AU19	PAD312	ddr3_bank1_mem_addr	IO					
CX4_PWEN_CH	1 CX4_PWEN_C	🎦 AT19	PAD311	ddr3_bank1_mem_addr	IO		1	9	19	
CX4_PWEN_CH	2 CX4_PWEN_C	10 AV17	PAD324	ddr3_bank1_mem_addr	IO					
E CX4_SPR_CH1	CX4_SPR_CH:	₩ AU17	PAD323	ddr3_bank1_mem_addr	IO					
E CX4_SPR_CH2		🎾 AT20	PAD304	ddr3_bank1_mem_addr	IO					
∃ ddr3_bank1_me	ei ddr3_bank1_r	🎦 AM19	PAD326	ddr3_bank1_mem_ba<0>	IO					
ddr3_bank1_me	ei ddr3_bank1_r ⊻	10 AD19	PAD313	ddr3 hank1 mem ha<1>	TO	⊻				and the second sec

2012



CES - CONSTRAINT RULES FOR DDR3 AND LVDS SERDES.

How CES Works?

- CES works to organize all nets and enets into net classes and constraint classes while defining busses, clk nets and groups.
- Organizing overall netlist into interface based grouping and rule creation.
- This makes it easier for rule classifications of DDR3, SERDES, etc.. Into Electrical, physical, manufacturing constraint based rule sets.
- All Constraints will be accepted in the CES and can be reused by board or interface.

CES – Key Features

- CES is cross platform, worksheet and workbook based
- Able to set the constraint in schematics level and PCB level
- Common platform to define, view, edit and verify the layout constraints

- Supports Hierarchical management of constraints
- Analyze feature updates the spread sheet interactively
- Highlights design rule violation in real time

DDR3 DATA CES Rules


Constraint Class/Net					Formulas				
Constraint Glass/Net	Match	Tol (tb)!(pc)	Delta (#b)//oc)	Range	Formula	Violation			
🗄 🖋 ddr3_bank1_mem_dq[22]	data2	20	2.348	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.01th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[21]	data2	20	2.079	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.28th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[20]	data2	20	1.428	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.93th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[19]	data2	20	2.134	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.22th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[18]	data2	20	2.274	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.08th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[17]	data2	20	2.247	1,999.846.2.0	={\ddr3_bank1_mem_dq[33]\}	2000.11th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[16]	data2	20	1.467	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.89th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[15]	data1	20	0.009	2,000.009:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.96th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[14]	data1	20	0.702	2,000.009:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.27th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[13]	data1	20	0.898	2,000.009:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.08th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[12]	data1	20	0.886	2,000.009.2,0	={\ddr3_bank1_mem_dq[33]\}	2000.09th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[11]	data1	20	0.771	2,000.009.2.0	={\ddr3_bank1_mem_dq[33]\}	2000.2th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[10]	data1	20	0.963	2,000.009.2.0	={\ddr3_bank1_mem_dq[33]\}	2000.01th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[9]	data1	20	0	2,000.009:2.0	={\ddr3_bank1_mem_dq[33]\}	2000.97th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[8]	data1	20	0.837	2,000.009.2,0	={\ddr3_bank1_mem_dq[33]\}	2000.14th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[7]	data0	20	0.835	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.5th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[6]	data0	20	0.359	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.98th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[5]	data0	20	0.969	1,999.313.2.0	={\ddr3_bank1_mem_dq[33]\}	2000.37th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dq[4]	data0	20	1.072	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.26th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[3]	data0	20	1.043	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.29th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[2]	data0	20	0.797	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.54th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[1]	data0	20	1.09	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.25th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dq[0]	data0	20	0.912	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.42th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dm[7]	data7	20	1.602	1,999.65.2,00	={\ddr3_bank1_mem_dq[33]\}	2000.16th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dm[6]	data6	20	0.011	2,000.01.2,00	={\ddr3_bank1_mem_dq[33]\}	2000.68th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dm[5]	data5	20	0.07	2,000.135:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.41th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dm[4]	data4	20	0.275	2,000.083:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.68th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dm[3]	data3	20	0.856	2,000.035:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.07th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dm[2]	data2	20	1.969	1,999.846:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.39th=1600.96:2400.96th			
🗉 🖋 ddr3_bank1_mem_dm[1]	data1	20	0.373	2,000.009:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.6th=1600.96:2400.96th			
🗄 🖋 ddr3_bank1_mem_dm[0]	data0	20	0.927	1,999.313:2,0	={\ddr3_bank1_mem_dq[33]\}	2000.41th=1600.96:2400.96th			



USERZUSER

2012


DDR3 0-7 and Clock; Constraint Rules



DDR3 CES - Address Rules

nes 🔺	Constraint Class/Net	F Delay			
& Via Propertie	COnstraint Class/Net	Match	Tol (th)l(ns)	Delta	Range
M	🛛 🖉 ddr3_bank1_mem_clk_n			Imubr	
	/ ddr3_bank1_mem_clk_n				
ľ	🖉 S:U72-AV17,L:U66-K7	leg1	10	4.281	2.367.471.2.371.752
ľ	₽ L:R275-2,L:C1284-2				
ľ	🗗 L:U75-K7,L:U78-K7	leg4	10	0	745.026:746.876
ľ	🗗 L:U78-K7,L:R275-2	leg5	10	0	603.028.605.056
ľ	₽ L:U66-K7,L:U70-K7	leg2	10	0.942	742.664:745.966
	₽ L:U70-K7,L:U75-K7	leg3	10	3.3	744.065:747.6
r .	🗉 🖋 ddr3_bank1_mem_addr[14]				
nsor ule)					
e) ces	₽ L:U75-T7,L:U78-T7	leg4	10	1.725	745.026:746.876
es	₽ L:U78-T7,S:RN4-7	leq5	10	1.539	603.028.605.056
Ξ	₽ L:U66-T7,L:U70-T7	leq2	10	0.134	742.664:745.966
	₽ L:U70-T7,L:U75-T7	leq3	10	2.075	744.065:747.6
	B:U72-AT20,L:U66-T7	leg1	10	2.699	2,367.471:2,371.752
	□ ddr3_bank1_mem_addr[13]				
ADDR	₽ L:U75-T3,L:U78-T3	leg4	10	1.683	745.026:746.876
_DATA	🗗 L:U78-T3,S:RN4-8	leg5	10	1.973	603.028.605.056
2_ADDR 2_DATA	🗗 L:U66-T3,L:U70-T3	leq2	10	0.041	742.664:745.966
	🗗 L:U70-T3,L:U75-T3	leg3	10	1.675	744.065:747.6
	S:U72-AN18,L:U66-T3	leg1	10	1.772	2,367.471:2,371.752
ELS	🛛 🗧 🖋 ddr3_bank1_mem_addr[12]				
-					
ľ	₽ L:U75-N7,L:U78-N7	leq4	10	1.549	745.026:746.876
		leq5	10	1.896	603.028.605.056
		leg2	10	0.722	742.664:745.966
ŀ		leq3	10	2.356	744.065:747.6
N	₽ S:U72-AP18,L:U66-N7	leq1	10	1.893	2,367.471:2,371.752
	□	,			
R_GROUND	<pre>// ddr3 bank1 mem addr[11]</pre>				

DDR3 Address and Data Routing




LVDS SERDES Rules and Routing

Constraint Class/Net	For	nulas			
Sonstraint Oldssynot	Formula	Violation			
田 琳 (All)					
🗆 🧦 APS_PATT			ITCCCCC	rre	010100000000000000000000000000000000000
🛛 🦑 APS1_PATT_IN_CH0_n,APS1_PATT_IN_CH0_p	={\MCB_PATT_IN_CH1_n\}+/-5th			į,	
🗉 🖋 APS1_PATT_IN_CH0_n	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.48th=7645.97:7655.97th		I	
APS1_PATT_IN_CH0_n	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.48th=7645.97:7655.97th			N 780 N
🗉 🖋 APS1_PATT_IN_CH0_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.25th=7645.97:7655.97th		18 2	
APS1_PATT_IN_CH0_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.25th=7645.97:7655.97th	89 89	38	88
APS1_PATT_IN_CH1_n,APS1_PATT_IN_CH1_p	={\MCB_PATT_IN_CH1_n\}+/-5th				11
🗉 🖋 APS1_PATT_IN_CH1_n	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.63th=7645.97:7655.97th			- 1
	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.63th=7645.97:7655.97th		1 1 2 2 1	
🗉 🖋 APS1_PATT_IN_CH1_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.26th=7645.97:7655.97th			
APS1_PATT_IN_CH1_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.26th=7645.97:7655.97th		and the second	1
🗉 🦑 APS1_PATT_IN_CH2_n_APS1_PATT_IN_CH2_p	={\MCB_PATT_IN_CH1_n\}+/-5th		【【】】 二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二二		Ì
🗉 🖌 APS1_PATT_IN_CH2_n	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.23th=7645.97:7655.97th		1 1 😹 🛯 1	Ì
	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.23th=7645.97:7655.97th		LANS NOT	
🗉 🖋 APS1_PATT_IN_CH2_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.54th=7645.97:7655.97th		See Line	l
✓ APS1_PATT_IN_CH2_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.54th=7645.97:7655.97th	///////Ele		İ
APS1_PATT_IN_CLK1_n_APS1_PATT_IN_CLK1_p	={\MCB_PATT_IN_CH1_n\}+/-5th			N 28 Inda 3	
□	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.48th=7645.97:7655.97th			놂
✓ APS1_PATT_IN_CLK1_n	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.48th=7645.97:7655.97th			
APS1_PATT_IN_CLK1_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.26th=7645.97:7655.97th			10
<pre>// APS1_PATT_IN_CLK1_p</pre>	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.26th=7645.97:7655.97th			
□ # APS2_PATT_IN_CH0_n,APS2_PATT_IN_CH0_p	={\MCB_PATT_IN_CH1_n\}+/-5th		1		7-7-9-0
□	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.19th=7645.97:7655.97th		111 m	
<pre>/ APS2_PATT_IN_CH0_n</pre>	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.19th=7645.97:7655.97th		<i>B</i>	
B # APS2_PATT_IN_CH0_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.32th=7645.97:7655.97th			
APS2_PATT_IN_CH0_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.32th=7645.97:7655.97th	· · · · //		<u> </u>
□ # APS2_PATT_IN_CH1_n_APS2_PATT_IN_CH1_p	={\MCB_PATT_IN_CH1_n\}+/-5th				_ _
□ 🖌 APS2_PATT_IN_CH1_n	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.25th=7645.97:7655.97th			
	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.25th=7645.97:7655.97th			
🗉 🖌 APS2_PATT_IN_CH1_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.71th=7645.97:7655.97th			
APS2_PATT_IN_CH1_p	={\MCB_PATT_IN_CH1_n\}+/-5th	7650.71th=7645.97:7655.97th			




ROUTING BEST PRACTICES FOR DDR3 AND LVDS SERDES

DDR3, **LVDS Design View**





Top and Bottom Layers





DDR3 Plane Layer 2,4,7,15,17 Examples







2012


USERZUSER


40 Your Initials, Presentation Title, Month Year

DDR3 Plane Layers 8,9,10, 11











USERZUSER

2012

Signal Layers 3,5,6,13,14




DDR3 Match Routing






Close-ups Under BGA




USERZUSER

2012

DDR3 and SERDES Example Design




Breakout Examples





USERZUSER


46 Your Initials, Presentation Title, Month Year

SERDES Routing Examples












2012

Handcrafted Routing Examples





Routing Examples



Copy Circuit Functionality

- Benefits
 - This can be very helpful and extreme time saver
 - Reuse and scalability functionality can be optimal for breakouts and general routing re-use
 - For our designs this is an essential capability coupled with ICX and CES this can and has expedited designs and changes




HyperLynx BoardSim/LineSim DDR3 Simulation Highlights

Kim Owen Signal Integrity Engineer




HyperLynx BoardSim DDR3 Simulation Results

Bank 1 DQS(0) (Red) vs DQ(0) PRBS Data Stream (Blue) Write @ SDRAM IV Die




DDR3 Bank 1 Memory Address @ First and Last SDRAM Die

Using 60 ohm Default Termination




Bank 1 Memory Address @ First and Last SDRAM Die


39 ohm Termination per Simulation



HyperLynx BoardSim Simulation Results Initial Placement of Compensation Cap DDR3_CLK(0) @ SDRAM Die



HyperLynx BoardSim Simulation Results Better Placement of Compensation Cap DDR3_CLK(0) @ SDRAM Die



Summary

- PCB Design process should be well defined and supported by internal and external management
- Fabrication shop and stackup must be included from the beginning
- EE need to define Interconnect delays and realistic noise parameters, not rule of thumb
- High pin count bga's need special consideration
- Pre and Post layout simulations need to be in design cycle for successful 1st time design to work
- This is not trivial work anymore and clock rise time are below 500ps, and getting faster. The PCB board is now a electrical challenge and adopted layout best practices and SI Simulations can help achieve high performance designs

Bio and HSDS Info

- With over 30 years of extensive experience in PCB design, training and analysis using state of the art tool sets, including Expedition, CES (Constraint Editor System), ICX, HyperLynx, Power SI. I currently own and operate High Speed Design Services, LLC.
- My background is completing complex PCB designs, and delivering training of PCB design tools and methodologies. I utilize my background to complete complex, HDI, high speed, RF, mixed technology designs, while combining signal integrity verification and analysis.
- I have worked at Apple, Northrop Grumman Radio Systems and also at Space Park delivering flight designs for Aerospace and Military applications. I previously worked for Apple, HP, Agilent, Nokia and Cisco as a working technical manger and built teams that could deliver complex HDI CPU designs. I have implemented a PCB Process and tool flow, which includes SI Tools for verification.
- High Speed Design Services Provides concept to creation, with confidence
- Our Goal: To provide world class PCB design and Signal Integrity services. Focusing on completing complex highspeed designs driven by performance, with electrical constraints derived from simulations and including years of experience of PCB and SI best practices.
- Experienced senior level PCB and SI Engineer staff is posed to problem solving and providing solutions others cannot achieve. We also have the industry knowledge required to capture the power of today's powerful CAD tools to optimize design and deliver high end products on or before schedule, through the use of automation techniques and re-use capabilities.
- At High Speed Design Services, LLC we provide more than just an extra pair of hands for PCB design and SI Analysis and verification. We offer leading edge PCB/SI design techniques, methodologies, and training. High Speed Design Services possess senior level skill sets to deliver top-notch world-class results in a timely manner. At High Speed Design Services we operate as an "A team" to assist your internal engineer resources or HSDS can be your engineering resource.

