

# DDR3 Case Study – High Speed Design Services, LLC

John Medina

PCB Layout Engineer

High Speed Design Services, LLC

Kim Owen

Signal Integrity Engineer

High Speed Design Services, LLC



USER2USER

# Audience and why you may be interested in this presentation

## ➤ PCB Designers

- CES experience?
- DDR3 routing and rule definition experience?
- LVDS Differential routing experience?
- High Pin count BGA breakout experience?


## ➤ Electrical Engineers

- Do you define your specific design case timing and noise budgets based off simulations?
- Knowledge of High Speed PCB Process?


### *HSDS Offers:*

- *High Speed PCB Layout Class*
- *Signal Integrity Class*

# DDR3 Case Study - Layout and Signal Integrity practices should be combined to deliver high-performance PCB designs



OSCILLOSCOPE  
Design file: PDN.HYP Designer: Kim Owen  
HyperLynx v8.2



## Objectives

- Review best practices used in high speed PCB design Layout
- To show how the collaboration of these best practices of layout and SI can lead to successful PCB designs
- Highlights of actual working DDR3/LVDS SERDES design

## Results

- HyperLynx simulations and PCB design lessons learned
- Proven High Speed Process benefits are identified and featured

# DDR3 Case Study Agenda

- Review of HDI High Speed Stackups and benefits.
- How to breakout high pin count BGA's. Power Planes and examples reviewed.
- IOD techniques and best practices
- CES - Constraint rules for DDR3 and LVDS SERDES.
- Routing best practices for DDR3 and LVDS SERDES.
- HyperLynx performance analysis by simulation (Eye Diagrams).
- Class information

# DDR3 Design



# “Without saying too much, PDN is a very good example of success story”

“Meticulous electrical design, perfect PCB design according to strict design rules and accurately tuned high speed traces gave us a perfect board.

Talking about DDR-3: as you probably recall, the architecture of PDN includes two banks of DDR3 memories, 64-bits each. My goal was operating the memories at about 400MHz (800Mbps). I have tested the board at maximum supported speeds (FPGA limited) of 533MHz (1067 Mbps): both banks are perfectly working with no issues. In addition, two High-Speed transceiver buses are perfectly running at 5Gbps per channel (overall data rate is 40Gbps), while 56 LVDS SERDES channels are running at 640Mbps. And, for the end, the first spin of the board is fully functional with no any electrical changes, blue wiring etc.

*The first revision is probably going to be the last one. ”*

# Altera EP4SGX180 KF40C2N

Setup Parameters


General Via Definitions Via Clearances Layer Stackup Buried Resistors & Rise Time

Via span definitions:

Layer Range	Layer 1-2	Layer 2-3	Layer 2-17	Layer 16-17	Layer 17-18	Through Via
Padstack	L: VC10P10D5	L: VC10P10D5	L: VC18P18D10	L: VC10P10D5	L: VC10P10D5	L: VC22P22D12
Capacitance (F)	0	0	0	0	0	0
Inductance (H)	0	0	0	0	0	0
Delay (ns)	0	0	0	0	0	0
Grid (th)	(Default)	(Default)	(Default)	(Default)	(Default)	(Default)
Skip	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Buildup 1-2						
Buildup 2-3						
Laminate 3-4						
Laminate 4-5						
Laminate 5-6						
Laminate 6-7						
Laminate 7-8						
Laminate 8-9						
Laminate 9-10						

Use mount and opposite side pads for start and end layers of blind and buried vias

Allow stacked vias by using Via Center to Via Center rules when the Same Net Clearances option is selected.








# **REVIEW OF HDI HIGH SPEED STACKUPS AND BENEFITS.**


# HDI Stackup Examples



# DDR3 Design HDI Stackup

	Starting Dielectric	Est. Thick.	Tolerance
1 S	1/2 oz + Plating H	1.75	
	1080 65%RC =>	2.95	
2 P	1/2 oz + Plating H	0.85	
	1080HRC 71%RC =>	3.20	
3 S	1/2 oz + Plating H	0.85	
	1080HRC 71%RC =>	3.45	
4 P	3/8 oz + Plating 3/8	1.20	
	1080 65%RC =>	3.00	
5 P	1086 Core H	0.65	
	1086 Core =>	3.00	
6 S	2x1080 65% RC H	0.65	
	25 hm/square Omega ply H	5.50	
7 S	2116 Core H	0.65	
	2116 Core =>	5.00	
8 P	3313 59%RC H	0.65	
	3313 59%RC =>	3.85	
9 P	2x1652 Core H	0.65	
	2x1652 Core =>	14.00	
10 P	3313 59%RC H	0.65	
	3313 59%RC =>	3.85	
11 P	2116 Core H	0.65	
	2116 Core =>	5.00	
12 S	2x1080 65%RC H	0.65	
	2x1080 65%RC =>	5.50	
13 S	1086 Core H	0.65	
	1086 Core =>	3.00	
14 P	1080 65%RC H	0.65	
	1080 65%RC =>	3.00	
15 P	3/8 oz + Plating 3/8	1.20	
	1080HRC 71%RC =>	3.45	
16 S	1/2 oz + Plating H	0.85	
	1080HRC 71%RC =>	3.20	
17 P	1/2 oz + Plating H	0.85	
	1080 65%RC =>	2.95	
18 S	1/2 oz + Plating H	1.75	
	Thickness After plating	89.70	
	Target Thickness	91+/-10%	

Layer	Cust Thickness	Calc Thickness
Layer - 1		0.0005
		0.0019
		0.0031
Layer - 2		0.0019
		0.0046
		0.0006
Layer - 3		0.0006
		0.0050
		0.0012
Layer - 4		0.0012
		0.0037
		0.0006
Layer - 5		0.0006
		0.0040
		0.0006
Layer - 6		0.0006
		0.0037
		0.0012
Layer - 7		0.0012
		0.0030
		0.0006
Layer - 8		0.0006
		0.0047
		0.0012
Layer - 9		0.0012
		0.0030
		0.0012
Layer - 10		0.0012
		0.0047
		0.0006
Layer - 11		0.0006
		0.0030
		0.0012
Layer - 12		0.0012
		0.0037
		0.0006
Layer - 13		0.0006
		0.0040
		0.0006
Layer - 14		0.0006
		0.0037
		0.0012
Layer - 15		0.0012
		0.0050
		0.0006
Layer - 16		0.0006
		0.0046
		0.0019
Layer - 17		0.0019
		0.0031
Layer - 18		0.0019
		0.0005



Description
Taiyo 4000-BN
3/8oz Sig (Std Plt)
FR408HR
3/8oz P/G (Std Plt)
FR408HR
1/2oz Sig
FR408HR
1oz P/G
FR408HR
1/2oz Sig
FR408HR
1/2oz Sig
FR408HR
1oz P/G
FR408HR
1/2oz Sig
FR408HR
1oz P/G
FR408HR
1/2oz Sig
FR408HR
1oz P/G
FR408HR
1/2oz Sig
FR408HR
1oz P/G
FR408HR
1/2oz Sig
FR408HR
1oz P/G
FR408HR
1/2oz Sig
FR408HR
3/8oz P/G (Std Plt)
FR408HR
3/8oz Sig (Std Plt)
Taiyo 4000-BN




# HDI Benefits

- The use of a custom microvia and core via structured breakout strategy for BGA's regions will assist in escape routing and increase power and ground planes
- Help eliminate via stubs when routing high speed nets
- Optimize discrete's placement, allowing room for breakouts and consider using microvia in pad for discrete parts with buried via combinations
- Create via grids to allow multi-channel routing in bga areas and over complete design wherever possible
- Create a stackup that allows the use of planes on outer 2 layers to pick up gnd and pwr connections


With these combinations of routing and placement best practices and optimization techniques we will reduce layer count. PC board's could be routed with less signal layers if these routing and stackup strategies are implemented.

# **HOW TO BREAKOUT HIGH PIN COUNT BGA'S**


# Example Breakout and Escape Patterns



# HDI Routing Layer 3



# Microvia escape routing strategies will greatly enhance layer utilization






# **IOD TECHNIQUES AND BEST PRACTICES**


# IO Designer Benefits

- IO Designer can be used early in the PCB process and schematic creation; and during initial placement to unravel nets on high pin count BGA's
- Then again after breakout and escapes are created
- The use of IO Designer is a good way to accurately predict optimal layer count and stackup when considering high pin count BGA's
- IO Designer tool can be used to optimally route traces out of BGA fields.
- “Unraveling” done in banks automatically rather than manually one by one. **A huge timesaver**
- If the IOD strategy is implemented – PCB design processes can be sped up significantly. A clear advantage for high density designs.
- To use IO Designer efficiently you must plan for it at the beginning and the IO Designer process must be followed

# Before Unravel



# DDR3 Design Unraveled Using IOD



# IOD Screen Shot

File Edit View Setup Assign Symbol Import Export Tools Help

Project - [PG-X\_PDN] strata4x\_063011\_1

Pins


Number	Name	Signal	Type
AG19	PAD314	ddr3_bank1_mem_addr...	IO
AH19	PAD310	ddr3_bank1_mem_addr...	IO
AV19	PAD301	ddr3_bank1_mem_addr...	IO
AP20	PAD306	ddr3_bank1_mem_addr...	IO
AH18	PAD309	ddr3_bank1_mem_addr...	IO
AW18	PAD322	ddr3_bank1_mem_addr...	IO
AF19	PAD316	ddr3_bank1_mem_addr...	IO
AW19	PAD302	ddr3_bank1_mem_addr...	IO
AV20	PAD308	ddr3_bank1_mem_addr...	IO
AU19	PAD312	ddr3_bank1_mem_addr...	IO
AT19	PAD311	ddr3_bank1_mem_addr...	IO
AV17	PAD324	ddr3_bank1_mem_addr...	IO
AU17	PAD323	ddr3_bank1_mem_addr...	IO
AT20	PAD304	ddr3_bank1_mem_addr...	IO
AM19	PAD326	ddr3_bank1_mem_ba<0>	IO
AD19	PAD313	ddr3_bank1_mem_ha<1>	IO

Device - altera stratrix iv ep4sgx180k f40c TOP & BOTTOM

U94

- AnalogVCC
- CLOCK
- CONFIG
- DIFF
- DIFFCLOCK
- DQ
- DQS
- DQSDIFF
- GND
- IO
- JTAG
- MGTCCLK
- MGTRX
- MGTTX
- NC
- PLL
- PLLDIFF
- REFRES
- TemperatureDiode
- VCC
- VCCAUX
- VCCO
- VREF

Console



File Edit View Assign Symbol Import Export Tools Help

ILRP\_DEB IPEG\_ASIC\*

Layout

Layout Scenarios

Scenario	Change
Initial Scenario	
Scenario1	
U24	move to 302260000,105420000 rotate 0
U35	
U25	
U37	
IRLP_ASIC.pl	swap pins: A1 and T10 swap pins: A10 and J23 swap pins: A11 and AA35 swap pins: A12 and M41 swap pins: A13 and BE40 swap pins: A14 and F35 swap pins: A15 and BE34 swap pins: A16 and C15 swap pins: A17 and AL44 swap pins: A18 and A40 swap pins: A19 and C11 swap pins: A2 and V10 swap pins: A20 and F4 swap pins: A21 and BA45 swap pins: A22 and D24 swap pins: A23 and H27 swap pins: A24 and B45 swap pins: A25 and A30 swap pins: A26 and AM38

**CES - CONSTRAINT RULES  
FOR DDR3 AND LVDS  
SERDES.**

# How CES Works?

- CES works to organize all nets and enets into net classes and constraint classes while defining busses, clk nets and groups.
- Organizing overall netlist into interface based grouping and rule creation.
- This makes it easier for rule classifications of DDR3, SERDES, etc.. Into Electrical, physical, manufacturing constraint based rule sets.
- All Constraints will be accepted in the CES and can be reused by board or interface.




# CES – Key Features

- CES is cross platform, worksheet and workbook based
- Able to set the constraint in schematics level and PCB level
- Common platform to define, view, edit and verify the layout constraints
- Supports Hierarchical management of constraints
- Analyze feature updates the spread sheet interactively
- Highlights design rule violation in real time

# DDR3 DATA CES Rules

Constraint Class/Net					Formulas	
	Match	Tol (th)(l)(oc)	Delta (th)(l)(oc)	Range (th)(l)(oc)(a)	Formula	Violation
ddr3_bank1_mem_dq[22]	data2	20	2.348	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.01th=1600.96.2400.96th
ddr3_bank1_mem_dq[21]	data2	20	2.079	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.28th=1600.96.2400.96th
ddr3_bank1_mem_dq[20]	data2	20	1.426	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.93th=1600.96.2400.96th
ddr3_bank1_mem_dq[19]	data2	20	2.134	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.22th=1600.96.2400.96th
ddr3_bank1_mem_dq[18]	data2	20	2.274	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.08th=1600.96.2400.96th
ddr3_bank1_mem_dq[17]	data2	20	2.247	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.11th=1600.96.2400.96th
ddr3_bank1_mem_dq[16]	data2	20	1.467	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.89th=1600.96.2400.96th
ddr3_bank1_mem_dq[15]	data1	20	0.009	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.96th=1600.96.2400.96th
ddr3_bank1_mem_dq[14]	data1	20	0.702	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.27th=1600.96.2400.96th
ddr3_bank1_mem_dq[13]	data1	20	0.898	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.08th=1600.96.2400.96th
ddr3_bank1_mem_dq[12]	data1	20	0.886	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.09th=1600.96.2400.96th
ddr3_bank1_mem_dq[11]	data1	20	0.771	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.2th=1600.96.2400.96th
ddr3_bank1_mem_dq[10]	data1	20	0.963	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.01th=1600.96.2400.96th
ddr3_bank1_mem_dq[9]	data1	20	0	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.97th=1600.96.2400.96th
ddr3_bank1_mem_dq[8]	data1	20	0.837	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.14th=1600.96.2400.96th
ddr3_bank1_mem_dq[7]	data0	20	0.835	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.5th=1600.96.2400.96th
ddr3_bank1_mem_dq[6]	data0	20	0.359	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.98th=1600.96.2400.96th
ddr3_bank1_mem_dq[5]	data0	20	0.969	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.37th=1600.96.2400.96th
ddr3_bank1_mem_dq[4]	data0	20	1.072	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.26th=1600.96.2400.96th
ddr3_bank1_mem_dq[3]	data0	20	1.043	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.29th=1600.96.2400.96th
ddr3_bank1_mem_dq[2]	data0	20	0.797	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.54th=1600.96.2400.96th
ddr3_bank1_mem_dq[1]	data0	20	1.09	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.25th=1600.96.2400.96th
ddr3_bank1_mem_dq[0]	data0	20	0.912	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.42th=1600.96.2400.96th
ddr3_bank1_mem_dm[7]	data7	20	1.602	1,999.65.2.0.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.16th=1600.96.2400.96th
ddr3_bank1_mem_dm[6]	data6	20	0.011	2,000.01.2.0.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.68th=1600.96.2400.96th
ddr3_bank1_mem_dm[5]	data5	20	0.07	2,000.135.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.41th=1600.96.2400.96th
ddr3_bank1_mem_dm[4]	data4	20	0.275	2,000.083.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.68th=1600.96.2400.96th
ddr3_bank1_mem_dm[3]	data3	20	0.866	2,000.035.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.07th=1600.96.2400.96th
ddr3_bank1_mem_dm[2]	data2	20	1.969	1,999.846.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.39th=1600.96.2400.96th
ddr3_bank1_mem_dm[1]	data1	20	0.373	2,000.009.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.6th=1600.96.2400.96th
ddr3_bank1_mem_dm[0]	data0	20	0.927	1,999.313.2.0...	=\{ddr3_bank1_mem_dq[33]}\...	2000.41th=1600.96.2400.96th



# DDR3 0-7 and Clock; Constraint Rules


The image shows a screenshot of a PCB design tool. On the left, a dark PCB layout is visible with a complex network of traces. A specific set of traces is highlighted in bright green and yellow, representing the DDR3 data and clock signals. On the right, a window displays a table of constraint rules. The table has four columns: Constraint Class, Net Class, Net Name, and Matched Nets. Below the table is a search field containing the text '(net0)'. The table lists ten constraints for the 'DDR3\_BANK2\_DATA' class, each with a 'Net Class' of either '(Default)' or '100\_OHM', and a 'Matched Nets' column listing 'BANK2\_DATA0'.

Constraint Class	Net Class	Net Name	Matched Nets
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dm[0]	BANK2_DATA0
DDR3_BANK2_DATA	100_OHM	ddr3_bank2_mem_dqsn[0]	BANK2_DATA0
DDR3_BANK2_DATA	100_OHM	ddr3_bank2_mem_dqs[0]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[0]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[1]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[2]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[3]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[4]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[5]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[6]	BANK2_DATA0
DDR3_BANK2_DATA	(Default)	ddr3_bank2_mem_dq[7]	BANK2_DATA0


(net0)

# DDR3 CES - Address Rules

Constraint Class/Net	F Delay			
	Match	Tol (th) (ns)	Delta (th) (ps)	Range (th) (th) (ps) (ps)
ddr3_bank1_mem_clk_n				
ddr3_bank1_mem_clk_n				
S:U72-AV17,L:U66-K7	leg1	10	4.281	2,367.471-2,371.752
L:R275-2,L:C1284-2				
L:U75-K7,L:U78-K7	leg4	10	0	745.026-746.876
L:U78-K7,L:R275-2	leg5	10	0	603.028-605.056
L:U66-K7,L:U70-K7	leg2	10	0.942	742.664-745.966
L:U70-K7,L:U75-K7	leg3	10	3.3	744.065-747.6
ddr3_bank1_mem_addr[14]				
ddr3_bank1_mem_addr[14]				
L:U75-T7,L:U78-T7	leg4	10	1.725	745.026-746.876
L:U78-T7,S:RN4-7	leg5	10	1.539	603.028-605.056
L:U66-T7,L:U70-T7	leg2	10	0.134	742.664-745.966
L:U70-T7,L:U75-T7	leg3	10	2.075	744.065-747.6
S:U72-AT20,L:U66-T7	leg1	10	2.639	2,367.471-2,371.752
ddr3_bank1_mem_addr[13]				
ddr3_bank1_mem_addr[13]				
L:U75-T3,L:U78-T3	leg4	10	1.683	745.026-746.876
L:U78-T3,S:RN4-8	leg5	10	1.973	603.028-605.056
L:U66-T3,L:U70-T3	leg2	10	0.041	742.664-745.966
L:U70-T3,L:U75-T3	leg3	10	1.675	744.065-747.6
S:U72-AN18,L:U66-T3	leg1	10	1.772	2,367.471-2,371.752
ddr3_bank1_mem_addr[12]				
ddr3_bank1_mem_addr[12]				
L:U75-N7,L:U78-N7	leg4	10	1.549	745.026-746.876
L:U78-N7,S:RN5-3	leg5	10	1.896	603.028-605.056
L:U66-N7,L:U70-N7	leg2	10	0.722	742.664-745.966
L:U70-N7,L:U75-N7	leg3	10	2.356	744.065-747.6
S:U72-AP18,L:U66-N7	leg1	10	1.893	2,367.471-2,371.752
ddr3_bank1_mem_addr[11]				
ddr3_bank1_mem_addr[11]				




# DDR3 Address and Data Routing





# LVDS SERDES Rules and Routing

Constraint Class/Net	Formulas	
	Formula	Violation
(All)		
APS_PATT		
APS1_PATT_IN_CH0_n.APS1_PATT_IN_CH0_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	
APS1_PATT_IN_CH0_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.48th=7645.97.7655.97th
APS1_PATT_IN_CH0_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.48th=7645.97.7655.97th
APS1_PATT_IN_CH0_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.25th=7645.97.7655.97th
APS1_PATT_IN_CH0_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.25th=7645.97.7655.97th
APS1_PATT_IN_CH1_n.APS1_PATT_IN_CH1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	
APS1_PATT_IN_CH1_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.63th=7645.97.7655.97th
APS1_PATT_IN_CH1_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.63th=7645.97.7655.97th
APS1_PATT_IN_CH1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.26th=7645.97.7655.97th
APS1_PATT_IN_CH1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.26th=7645.97.7655.97th
APS1_PATT_IN_CH2_n.APS1_PATT_IN_CH2_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	
APS1_PATT_IN_CH2_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.23th=7645.97.7655.97th
APS1_PATT_IN_CH2_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.23th=7645.97.7655.97th
APS1_PATT_IN_CH2_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.54th=7645.97.7655.97th
APS1_PATT_IN_CH2_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.54th=7645.97.7655.97th
APS1_PATT_IN_CLK1_n.APS1_PATT_IN_CLK1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	
APS1_PATT_IN_CLK1_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.48th=7645.97.7655.97th
APS1_PATT_IN_CLK1_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.48th=7645.97.7655.97th
APS1_PATT_IN_CLK1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.26th=7645.97.7655.97th
APS1_PATT_IN_CLK1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.26th=7645.97.7655.97th
APS2_PATT_IN_CH0_n.APS2_PATT_IN_CH0_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	
APS2_PATT_IN_CH0_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.19th=7645.97.7655.97th
APS2_PATT_IN_CH0_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.19th=7645.97.7655.97th
APS2_PATT_IN_CH0_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.32th=7645.97.7655.97th
APS2_PATT_IN_CH0_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.32th=7645.97.7655.97th
APS2_PATT_IN_CH1_n.APS2_PATT_IN_CH1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	
APS2_PATT_IN_CH1_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.25th=7645.97.7655.97th
APS2_PATT_IN_CH1_n	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.25th=7645.97.7655.97th
APS2_PATT_IN_CH1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.71th=7645.97.7655.97th
APS2_PATT_IN_CH1_p	$=\{MCB\_PATT\_IN\_CH1\_n\}+5th$	7650.71th=7645.97.7655.97th




# **ROUTING BEST PRACTICES FOR DDR3 AND LVDS SERDES**

# DDR3, LVDS Design View











# Top and Bottom Layers




# DDR3 Plane Layer 2,4,7,15,17 Examples




# DDR3 Plane Layers 8,9,10, 11







# Signal Layers 3,5,6,13,14




# DDR3 Match Routing




# Close-ups Under BGA



# DDR3 and SERDES Example Design







# Breakout Examples











# SERDES Routing Examples



# Handcrafted Routing Examples



# Routing Examples



# Copy Circuit Functionality

## ■ Benefits

- This can be very helpful and extreme time saver
- Reuse and scalability functionality can be optimal for breakouts and general routing re-use
- For our designs this is an essential capability coupled with ICX and CES this can and has expedited designs and changes



# HyperLynx BoardSim/LineSim DDR3 Simulation Highlights

Kim Owen Signal Integrity Engineer




USER2USER

# HyperLynx BoardSim DDR3 Simulation Results

Bank 1 DQS(0) (Red) vs DQ(0) PRBS Data Stream (Blue) Write @ SDRAM IV Die

## OSCILLOSCOPE

Design file: PDN.HYP Designer: Kim Owen  
HyperLynx v8.2



Good timing relationship  
between DQS edge and DQ Eye


Date: Wednesday Apr. 11, 2012 Time: 16:42:50  
Net name: ddr3\_bank1\_mem\_dq[0]

Tx-Stratix sst15c1\_rio\_r50

Rx-40 ohm Micron Driver, 60 ohm odt

# DDR3 Bank 1 Memory Address @ First and Last SDRAM Die

Using 60 ohm Default Termination




First RAM of "Fly By" topology has degraded eye

Date: Tuesday Apr. 10, 2012 Time: 15:46:34  
Net name: ddr3\_bank1\_mem\_addr[0]

# Bank 1 Memory Address @ First and Last SDRAM Die

39 ohm Termination per Simulation






# HyperLynx BoardSim Simulation Results

## Initial Placement of Compensation Cap

### DDR3\_CLK(0) @ SDRAM Die



Date: Wednesday Apr. 11, 2012 Time: 20:36:18  
Net name: ddr3\_bank1\_mem\_clk  
Show Latest Waveform = YES, Show Saved Waveform = YES


Stratix sst115c1\_rio\_r50

Micron Clock Input buffer

# HyperLynx BoardSim Simulation Results

## Better Placement of Compensation Cap

### DDR3\_CLK(0) @ SDRAM Die



**A much better Clock!**

Date: Wednesday Apr. 11, 2012 Time: 21:00:05  
Show Latest Waveform = YES

Stratix sst15c1\_rio\_r50

Micron Clock Input buffer

# Summary

- PCB Design process should be well defined and supported by internal and external management
- Fabrication shop and stackup must be included from the beginning
- EE need to define Interconnect delays and realistic noise parameters, not rule of thumb
- High pin count bga's need special consideration
- Pre and Post layout simulations need to be in design cycle for successful 1<sup>st</sup> time design to work
- This is not trivial work anymore and clock rise time are below 500ps, and getting faster. The PCB board is now a electrical challenge and adopted layout best practices and SI Simulations can help achieve high performance designs

# Bio and HSDS Info

- With over 30 years of extensive experience in PCB design, training and analysis using state of the art tool sets, including Expedition, CES (Constraint Editor System), ICX, HyperLynx, Power SI. I currently own and operate High Speed Design Services, LLC.
- My background is completing complex PCB designs, and delivering training of PCB design tools and methodologies. I utilize my background to complete complex, HDI, high speed, RF, mixed technology designs, while combining signal integrity verification and analysis.
- I have worked at Apple, Northrop Grumman Radio Systems and also at Space Park delivering flight designs for Aerospace and Military applications. I previously worked for Apple, HP, Agilent, Nokia and Cisco as a working technical manger and built teams that could deliver complex HDI CPU designs. I have implemented a PCB Process and tool flow, which includes SI Tools for verification.
- **High Speed Design Services** *Provides concept to creation, with confidence*
- **Our Goal:** To provide world class PCB design and Signal Integrity services. Focusing on completing complex high-speed designs driven by performance, with electrical constraints derived from simulations and including years of experience of PCB and SI best practices.
- Experienced senior level PCB and SI Engineer staff is posed to problem solving and providing solutions others cannot achieve. We also have the industry knowledge required to capture the power of today's powerful CAD tools to optimize design and deliver high end products on or before schedule, through the use of automation techniques and re-use capabilities.
- At High Speed Design Services, LLC we provide more than just an extra pair of hands for PCB design and SI Analysis and verification. We offer leading edge PCB/SI design techniques, methodologies, and training. High Speed Design Services possess senior level skill sets to deliver top-notch world-class results in a timely manner. At High Speed Design Services we operate as an "A team" to assist your internal engineer resources or HSDS can be your engineering resource.

2012  
DU

USER2USER